

CLAIMS

What is claimed is:

- 1 1. A multi-processor computer system, comprising:
2 a plurality of processors coupled together to permit messages to be transmit from one
3 processor to another processor;
4 at least one of said processor coupled to at least one input/output device; and
5 each processor having at least one timer that expires when a message is not sent from the
6 processor in a predetermined amount of time.
- 1 2. The multi-processor computer system of claim 1 further wherein each processor can send a
2 plurality of different message types to other of said processors and each includes a separate timer
3 associated with each of said message types to expire when a message of the associated message
4 type is not sent from the processor in a predetermined amount of time.
- 1 3. The multi-processor computer system of claim 2 wherein said message types include
2 forward, request, response and input/output message types.
- 1 4. The multi-processor computer system of claim 1 wherein each processor includes a
2 directory in-flight table that tracks pending messages and a timer associated with said directory in-
3 flight table to monitor for traffic congestion.
- 1 5. The multi-processor computer system of claim 1 further including at least one register
2 associated with each timer to permit the timer to be programmed.

1 6. The multi-processor computer system of claim 1 wherein each processor has at least one
2 port connection to another processor and wherein each processor further includes a port timer
3 associated with said inter-processor port connection.

1 7. The multi-processor computer system of claim 6 wherein each port timer increments if the
2 associated port is being used to send messages.

1 8. The multi-processor computer system of claim 7 wherein each port timer is reset when a
2 message is sent from the port.

1 9. The multi-processor computer system of claim 7 wherein each port timer is reset when it
2 receives a signal from a processor that receives a message from the port that indicates that the
3 receiving processor has freed up an entry in an input buffer.

1 10. A processor that can be coupled to other processors to form a multi-processor system and
2 can exchange messages with other processors in the system, the processor comprising:
3 router logic that can be coupled to at least one other processor;
4 said router logic having at least one timer that expires when a message is not sent from the
5 processor in a predetermined amount of time.

1 11. The processor of claim 10 further wherein each processor can send a plurality of different
2 message types to other of said processors and each includes a separate timer associated with each

3 of said message types to expire when a message of the associated message type is not sent from the
4 processor in a predetermined amount of time.

1 12. The processor of claim 11 wherein said message types include forward, request, response
2 and input/output message types.

1 13. The processor of claim 10 wherein each processor includes a directory in-flight table that
2 tracks pending messages and a timer associated with said directory in-flight table to monitor for
3 traffic congestion.

1 14. The processor of claim 10 further including at least one register associated with each timer
2 to permit the timer to be programmed.

1 15. The processor of claim 10 wherein each processor has at least one port connection to
2 another processor and wherein each processor further includes a port timer associated with said
3 inter-processor port connection.

1 16. The processor of claim 15 wherein each port timer increments if the associated port is
2 being used to send messages.

1 17. The processor of claim 16 wherein each port timer is reset when a message is sent from the
2 port.

1 18. The processor of claim 16 wherein each port timer is reset when it receives a signal from a
2 processor that receives a message from the port that indicates that the receiving processor has freed
3 up an entry in an input buffer.

1 19. A method of monitoring a computer system for traffic congestion, comprising:
2 starting a timer on the occurrence of a first predetermined event;
3 resetting the timer on the occurrence of a second predetermined event; and
4 if the timer is not reset and the timer expires, blocking further messages from being sent by
5 a processor.

1 20. The method of claim 19 further including programming the timer.

1 21. The method of claim 19 wherein said first predetermined event is a buffer having at least
2 one message in it.

1 22. The method of claim 19 wherein said second predetermined event is a message being sent
2 from one processor to another.

1 23. A method of isolating failures in a multi-processor system, comprising:
2 (a) programming the system to have at least one partition selected from the group
3 consisting of: hard partition, firm partition, semi-hard partition, and soft partition;
4 (b) detecting a failure in the system;

- 5 (c) blocking messages from being sent from one processor to another processor upon
6 detecting said failure; and
7 (d) using timers to monitor the system for messages that are not able to be completed
8 due to (c).